# AISb/InAs HEMTs and their Integration with RITDs

J. B. Boos, B. R. Bennett, M. G. Ancona, W. Kruppa, D. Park, M. J. Yang, K. D. Hobart, A. S. Bracker, E. Justh\*, J. Mittereder, W. Chang, N. H. Turner\* and R. Bass

Naval Research Laboratory Washington, D.C. 20375-5320

\*SFA, Inc., Largo, MD 20774

\*The George Washington University Washington, DC 20052

3rd Workshop on the Fabrication, Characterization, and Applications of 6.1Å III-V Semiconductors July 31, 2001 This work was supported by the Office of Naval Research

# Low-Voltage, High-Speed AISb/InAs HEMTs

#### Objective:

 Develop advanced InAs HEMT technology which will lead to lower noise figure, higher gain, and lower power consumption in microwave/mmwave receivers and high-speed logic circuits.

#### Technical Approach:

- Resolve fundamental material and design issues which are unique to the AISb/InAs material system.
- Develop design and fabrication methods to fully realize the performance potential of the system.



#### **Personnel**

• MBE growth Brian Bennett, Ben Shanabrook, Allan Bracker, Ming J. Yang

• MBE characterization Brian Bennett, Ming J. Yang, Rich Magno, Allan Bracker

• E-beam lithography Doe Park, Bob Bass

HEMT fabrication
 Brad Boos, Doe Park, Wontae Chang

• **HEMT measurements** Brad Boos, Walter Kruppa, Rich Magno, Wontae Chang

Jeff Mittereder, and N. H. Turner

Wafer bonding
 Karl Hobart, Fritz Kub

• RTD/HEMT integration Brad Boos, Rich Magno, Mario Ancona

• Simulation Mario Ancona, Walter Kruppa, Ming J. Yang, Brad Boos,

Eric Justh



## **Outline**

- Background
- InAsSb channel HEMTs
- TiW/Au gate HEMTs
- 1/f noise characterization
- RITD/HEMT integration
- GaSb transferred substrates
- Summary



# **Potential Applications**

High-speed, low-power consumption electronics needed for lightweight power supplies, extension of battery lifetimes, and high data rate transmission.

#### Low-noise receivers

- space-based sensing and communications
- portable communications
- micro-air-vehicles (MAVs)

#### High-speed logic circuits

- communications, data transmission
- potential for lowest power-delay product
- integration with Sb-based RTDs for enhanced functionality and low-voltage operation



# **AISb/InAs HEMT Motivation**

#### Attractive Material Properties

- High electron mobility
- High electron velocity
- Large conduction-band offset
- High 2-DEG sheet-charge density

#### Potential for High Speed and Low Noise at Low Drain Voltage

#### Design Issues

- Impact ionization/High output conductance
- High gate leakage current



# **AISb/InAs HEMT Fabrication**

#### Pd/Pt/Au ohmic contacts

- Heat-treated at 175°C for 3 hours
- Pt diffusion barrier

#### InAlAs/AlSb composite barrier


- Enables gate recess etch
- Reduces gate leakage current
- Reduces kink effect

#### • TiW/Au (175Å/1000Å) gate

- E-beam lithography
- Citric acid-based surface treatment

#### Mesa isolation

- Hydrofluoric acid-based etch
- Gate air-bridge at mesa edge




$$L_{G} = 0.2 \mu m, L_{DS} = 1.0 \mu m$$



# Reduced Impact Ionization in HEMTs with an InAs Subchannel


InAs 20 Å In <sub>0.4</sub> Al <sub>0.6</sub> As 40 Å
AISb 12 Å InAs(Si) 12 Å
AISb 125 Å
InAs 100 Å
AISb 30 Å
InAs subchannel 42 Å
AISb 500 Å
p-GaSb(Si) 100 Ä
AlSb 2.5 μm
SI GaAs substrate




42 Å InAs subchannel reduces impact ionization by transfer of hot electrons to subchannel which has a larger effective bandgap due to quantization.



# **0.1** μm InAs HEMTs with InAs Subchannel





#### Microwave Performance at $V_{DS} = 0.6 \text{ V}$

 $g_m(rf) = 850 \text{ mS/mm}$ 


 $f_T = 180 \text{ GHz}, f_{\text{max}} = 80 \text{ GHz}$ 


 $f_T = 250 \text{ GHz}$  (after removal of bond pad capacitance)

Ref: Electron. Lett., vol. 34, no. 15, July 1998



# **60 nm InAs HEMT Characteristics**





# Microwave Performance at $V_{DS} = 0.35 \text{ V}$


$$g_m(rf) = 1 \text{ S/mm}$$
  
 $f_T = 160 \text{ GHz}$   
 $f_{max} = 80 \text{ GHz}$ 

 $f_T$  = 90 GHz at 100 mV is highest reported for a FET at this drain bias.

Ref: J. Vac. Sci. Technol. B, 17 (3), May 1999




# AISb/InAs/GaSb Material System





# **HEMTs** with Digital Alloy InAs<sub>1-x</sub>Sb<sub>x</sub> Channel





- InAs<sub>0.8</sub>Sb<sub>0.2</sub>, which is lattice matched to AlSb, was grown as a digital alloy superlattice with 4 ML InAs / 1 ML InSb.
- AISb/InAsSb has type-I band lineup.
  - more hole confinement
  - lower output conductance

Ref: *Electron. Lett.*, vol. 35, no. 10, May 1999



# Type-I Band Offset between AISb and InAsSb






Photoluminescence measurements show the transition from type-II to type-I band alignment occurs around 15% of Sb.

Ref: J. Appl. Phys., vol. 87, no. 11, June 2000



# **0.1** μm InAsSb HEMT Characteristics




## Microwave Performance at $V_{DS} = 0.6 \text{ V}$

- $f_T = 130 \text{ GHz} @ V_{DS} = 0.6 \text{ V}$
- $f_{T, int.} = 180 \text{ GHz} @ V_{DS} = 0.6 \text{ V}$
- $g_{m} = 700 \text{ mS/mm}, g_{d} = 110 \text{ mS/mm}$
- Voltage gain of 6 is highest reported for this material system with this gate length.



# **TiW/Au Gate Metalization**





#### TiW/Au gate metalization for increased thermal stability

- TiW contacts on GaAs previously shown to be stable to 650°C
- E-beam evaporated from alloy source (90% W, 10% Ti)
- XPS indicates deposited layer is 65% W and 35% Ti




# Oxygen Plasma Surface Pretreatment

#### Bond pad before isolation (3200 $\mu$ m<sup>2</sup>)

# 0 -2 5W, 30 s 50W, 60 s 50W, 60 s Applied Bias (V)

#### **HEMT** gate diode after isolation




#### Adjusted oxygen plasma surface pretreatment to reduce damage

- Previous treatment: barrel etcher, 50 W for 60 s
- New treatment: parallel-plate etcher, 5 W for 30 s
- Diodes with new treatment exhibit 2x lower gate leakage



# **0.2** μm InAs HEMTs with TiW/Au Gate Metal



**HEMT Performance at V\_{DS} = 0.6 \text{ V}** 

 $g_m = 750 \text{ mS/mm}$ 

 $f_T = 90 \text{ GHz}, f_{\text{max}} = 80 \text{ GHz}$ 

 $f_T = 120 \text{ GHz}$  (after removal of bond pad capacitance)


Ref: IPRM Proceedings, May 2001



# TiW/Au Gate Leakage Current

#### TiW/Au gate HEMT

#### Cr/Au gate HEMT



- TiW/Au gate HEMTs exhibit 10x lower gate leakage current compared to previous Cr/Au gate HEMTs.
- Decrease is believed to be due to reduction in defect-assisted tunneling through the barrier.
- Gate leakage current further reduced by 10x at 77K.




# Thermal Stability of TiW/Au HEMT

- Heat treatment:
  - Hot plate located in H<sub>2</sub>:N<sub>2</sub> ambient
  - 90°C-210°C in 30°C increments
  - 1 hour duration for each heat treatment
- Only small change observed in reverse current or S-parameters until 210°C treatment.
- Cr/Au gate HEMTs on similar material showed 5-10x increase in reverse leakage current at 150°C.



# AISb/InAs HEMT Low-Frequency Noise Measurements



#### **Noise Summary**

Device	μ	n <sub>S</sub>	$\alpha_{H}$
Basic	29,000	9.0x10 <sup>11</sup>	6.9x10 <sup>-3</sup>
Advanced	20,000	1.9x10 <sup>12</sup>	1.2x10 <sup>-3</sup>
InAsSb -Channel	13,400	1.4x10 <sup>12</sup>	7.5x10 <sup>-4</sup>

$$S_V = \alpha_H V^2 / N f$$


- First low-frequency noise measurements of Sb-based HEMTs.
- Hooge parameters ( $\alpha_H$ ) for three types of devices are reasonable for a relatively immature technology.

Ref: IPRM Proceedings, May 2000



# **Low Temperature 1/f Noise Measurements**

#### InAsSb channel HEMT



Prominent noise bump moves down with temperature for InGaSb channel HEMT. Activation energy estimated to be 0.17 eV.



# Antimonide-Based Resonant Interband Tunneling Diode(RITD)/HEMT Logic Circuits

#### Need

 Future multifunction radar, EW, and communication systems will require ultra-high-speed and ultra-low-power digital circuits which have reduced chip size and increased density.


#### Potential Solution

- RTDs combined with HEMTs result in high functionality, small size, low power consumption, and fast operating speed.
- Antimonide-based RITD/HEMT logic circuits have potential to set new standards for speed and power consumption.




# Advantages of Antimonide-Based RITD/HEMT Logic Circuits

- RTDs combined with HEMTs result in high functionality, small size, low power consumption, and fast operating speed.
- Type II AlSb/InAs/GaSb RITDs are ideal for high-speed, low-power applications.
  - High peak current and low valley current at low drain voltage.
- AISb/InAs HEMTs perform well at low drain voltage and have potential for lowest powerdelay product for any semiconductor.
  - High f<sub>T</sub>, f<sub>max</sub> at low drain voltage
  - Large current drive




Type I RTD (InP-based)



Type II RITD (Sb-based)



# **Sb-Based RITD/HEMT Logic Circuits**




Ref: J. Vac. Sci. Technol. B, 18 (3), May/June 2000



# **Sb-Based RITD/HEMT Simulation**

Large-signal model: dc model combined with bias-dependent small-signal equivalent circuit.




Gm: Piecewise linear dc model

Cm: 
$$\frac{\epsilon A}{d + \sqrt{2\epsilon V/qN}}$$
 or 4 fF/um<sup>2</sup>

Experimental data from R. Magno (NRL)

Ref: IPRM Proceedings, May 2000




Phenomenological dc model:


$$\begin{array}{c} \text{multiplication} \\ I_d = I_o + I_d M + \frac{T I_d M}{1 + \epsilon I_d M} \cong \frac{I_o}{1 - M T} \equiv I_o (1 + \eta) \\ M << 1, \quad \epsilon I_d M << 1 \end{array}$$


# **Sb-based MOBILE Circuit**

#### **MOBILE-based flip-flop**



- Addition of RITD current limiter significantly reduces power dissipation. (Pacha et al., IEEE Trans. VLSI Syst., 8 (5), 2000)
- SPICE simulation of HEMT/RITD circuit predicts 5-10X lower power dissipation than comparable InPbased circuit.





SPICE simulations

D-flip-flop

Static Power



# Gate Leakage Current Reduction using "Smart-Cut" Layer Transfer Technology

#### Objective:

 Fabricate and characterize Sb-based circuits on hybrid substrates to lower dislocation density.


#### Plans:

- Develop hydrogen ion-implant layer splitting process to transfer ultra-thin GaSb or InAs layers to an insulating substrate.
- Grow high-quality HEMT layers which are lattice-matched to the ultra-thin transferred material.



# "Smart-Cut" Wafer Splitting Technology


Hydrogen gas expands when heated and splits semiconductor



Demonstrated to date for single-crystal Si, GaAs, SiC, Ge, GaN



# "Smart-Cut" and Wafer Bonding of GaSb



GaSb substrate

InAs etch stop layer

ultra-thin GaSb layer

GaAs substrate

hydrogen ion-implanted layer

**SEM** image of GaSb transferred to insulating substrate.

"Ultra-Cut" Process

First demonstration of wafer bonding and hydrogen ion-implant layer splitting to form ultra-thin GaSb on an insulating substrate.

Ref: Electron. Lett., vol. 35, no. 8, April 1999



# **Summary**

- Demonstrated 0.1 μm InAsSb-channel HEMTs.
  - AISb/InAsSb has type-I band lineup which enables more hole confinement.
  - Voltage gain of 6 is highest reported for this material system with this gate length.
- Demonstrated 0.2 μm InAs HEMTs with TiW/Au gate metalization.
  - 10x reduction in gate leakage current at low drain voltage using TiW/Au gate and adjusted oxygen plasma surface pretreatment.
  - HEMTs were thermally stable to 180°C when heat treated in a  $H_2/N_2$  ambient.
- Performed low-frequency noise measurements of Sb-based HEMTs.
  - Hooge parameters ( $\alpha_H$ ) of  $10^{-2}$  to  $10^{-3}$  for three types of devices are reasonable for a relatively immature technology.
- Demonstrated Sb-based RITD/HEMT integration.
  - HEMT and RTD performance is comparable to that obtained on discrete devices.
  - Initial PSPICE simulation of HEMT/RTD MOBILE circuit predicts record 5-10X lower power dissipation than comparable InP-based circuit.
- Demonstrated wafer bonding and hydrogen ion-implant layer splitting ("Smart Cut") of GaSb.
  - To be used for the growth of high-quality HEMT layers which are lattice-matched to the ultra-thin transferred GaSb material.